

MAD24-415 Software Pipelining Support for AArch64 in LLVM

Ryotaro Kasuga Fujitsu Limited

Overview

- MachinePipeliner is an optimization pass in LLVM
- We implemented AArch64 support and some improvements for MachinePipeliner
 - Patches were submitted to LLVM upstream
- There are examples where MachinePipeliner improves performance on Neoverse V1
- There are future works to make MachinePipeliner better



https://llvm.org/Logo.html



Background

- Software Pipelining (SWP) is an optimization algorithm that reorders instructions in a loop
- Software Pipelining is valuable for Arm processors because
 - These days Arm processors are adopted for Datacenter and HPC
 - e.g., Arm Neoverse
 - Software Pipelining is an effective optimization for loops with chains of instructions
 - Typically, in HPC applications
 - It has a proven track record with A64FX, which is an Arm processor we developed
 - Performance improvement can be expected for processors without Simultaneous Multithreading (SMT)
 - e.g., Neoverse V1 is not equipped with SMT
- In addition, Software Pipelining is also effective for FUJITSU-MONAKA
 - FUJITSU-MONAKA is an Arm processor we are developing



An Example of Software Pipelining



Dinaro Connect

Madrid 2024

An Example of Software Pipelining

- Initiation Interval (II) is the number of cycles between successive loop iteration starts
- It's equals to the number of cycles to execute one iteration
- Therefore, smaller II is generally shows better performance



🔊 Linaro Connect

An Example of Software Pipelining

- How to realize the previous schedule
- Note that this is at the source code level





Software Pipelining in LLVM

- In LLVM, MachinePipeliner is an optimization pass for Software Pipelining
- MachinePipeliner consists of three phases
 - Analyze the target loop and build a graph called Data Dependence Graph
 - o Schedule instructions based on the graph
 - Expand the scheduled instructions sequence



prolog:

. . .

kernel:

Store c[i],z0

Load x2,a[i+2]

Software Pipelining in LLVM

- Our contributions
 - Add pipeliner support for AArch64 (#79589)
 - <u>Limit register pressure when scheduling</u> (#74807)
 - Implement modulo variable expansion for pipelining (#65609) (under review)
 - o Some minor bug fixes
- The schedule model for MachineScheduler can be reused
 - MachineScheduler is local scheduler of Basic-Block units



Details of Implementation: AArch64 Support

- Add pipeliner support for AArch64 (#79589)
 - Also revised in Implement modulo variable expansion for pipelining (#65609) (under review)
- Implement some architecture-dependent functions



AArch64 implementation

Linaro Connect

Madrid 2024

Details of Implementation: Scheduling Improvement

- Limit register pressure when scheduling (#74807)
- The minimum schedulable Initiation Interval (II) is not necessarily the best
 - Too small II can generate additional register spills/fills
- This patch introduces a mechanism to reject schedules with high register pressure





Compile options (base)	
-Ofast -mrecip -mcpu=neoverse-v1 -fno-vectorize -fno-unroll-loops	
Compile options (additional fe	or SWP)
-mllvm -aarch64-enable-pipeliner -mllvm -pipeliner-max-stages=20 -mllvm -pipeliner-mve-cg -mllvm -pipeliner-enable-copytophi=0 -mllvm -pipeliner-force-ii=\$ii	



Details of Implementation: Modulo Variable Expansion

- Implement modulo variable expansion for pipelining (#65609) (under review)
- If we don't have register window, we must insert movs to hold values across iterations
- Modulo Variable Expansion (MVE) eliminates them by unrolling the loop



Performance Improvements

- We observed performance improvement with SWP in some cases
- All cases are measured under following environment
 - o CPU: Graviton3
 - o RAM: 64 GB (c7g.8xlarge)
 - Use 1 core, 1 thread
 - O LLVM Version: <u>bfd19445c38a2ad6a1def7ee9a1f8ff26a159caf</u>, applying <u>#65609</u>



Case 1. Long Dependence Chain

- Comparison of OoO and OoO + SWP
- A loop with long fadd chain
 - On Neoverse V1 (refer to optimization guide)
 - Latency: 2
 - Throughput: 2 (maximum)
- Throughput goes down without SWP
- It is stable when applying SWP



-O3 -mcpu=neoverse-v1 -fno-unroll-loops -mllvm -aarch64-enable-pipeliner -mllvm -pipeliner-max-stages=20 -mllvm -pipeliner-max-mii=100 -mllvm -pipeliner-enable-copytophi=0 -mllvm -pipeliner-mve-cg	Compile options (base)	Compile options (SWP)	
-mllvm -enable-misched=0 -mllvm -enable-post-misched=0	-O3 -mcpu=neoverse-v1 -fno-unroll-loops	-mllvm -aarch64-enable-pipel -mllvm -pipeliner-max-stages -mllvm -pipeliner-max-mii=10 -mllvm -pipeliner-enable-copy -mllvm -pipeliner-mve-cg -mllvm -enable-misched=0 -mllvm -enable-post-misched	iner =20 i0 ytophi=0 =0





Case 2. Benchmark Application

- <u>ExaMiniMD</u>
 - One of the <u>ECP Proxy Applications</u>
 - Molecular Dynamics
- A hotspot loop calculates Lennard-Jones potential
 - Accounts for about 50% of total time

Thompson, Aidan, Cangi, Attila, Trott, Christian, Junghans, Christoph, Moore, Stan, Germann, Tim, and USDOE. ECP-copa/ExaMiniMD. Computer software. https://www.osti.gov//servlets/purl/1696908. USDOE. 13 Feb. 2018. Web. doi:10.11578/dc.20201102.5.

Target Loop in src/force_types/force_lj_neigh_impl.h

```
for(int jj = 0; jj < num neighs; jj++) {</pre>
    T INT j = neighs i(jj);
    const T F FLOAT dx = x i - x(j, 0);
    const T_F_FLOAT dy = y_i - x(j,1);
    const T F FLOAT dz = z i - x(j,2);
    const int type j = type(j);
    const T F FLOAT rsg = dx^*dx + dy^*dy + dz^*dz;
    const T F FLOAT cutsg ij =
STACKPARAMS?stack_cutsq[type_i][type_j]:rnd_cutsq(type_i,type_j);
    if( rsq < cutsq ij ) {
      const T F FLOAT lj1 ij =
STACKPARAMS?stack lj1[type i][type j]:rnd lj1(type i,type j);
      const T F FLOAT lj2 ij =
STACKPARAMS?stack_lj2[type_i][type_j]:rnd_lj2(type_i,type_j);
      T F FLOAT r2inv = 1.0/rsq;
      T F FLOAT r6inv = r2inv*r2inv*r2inv;
      T F FLOAT fpair = (r6inv * (lj1 ij*r6inv - lj2 ij)) * r2inv;
      fxi += dx*fpair;
      fyi += dy*fpair;
      fzi += dz*fpair;
```

Case 2. Benchmark Application

- SWP reduces the execution time of the target loop by 6.7%
 - o 3.6% overall

Compile options (base)		
-Ofast -mcpu=neoverse-v1 - -mllvm -sve-gather-overhea	mrecip d=1 -mllvm -sve-scatter-overhead=1	
Compile options (additiona	for <u>force_types/force_lj_neigh.cpp</u>)	
-mllvm -aarch64-enable-pipeliner -mllvm -pipeliner-max-stages=20 -mllvm -pipeliner-enable-copytophi=0 -mllvm -pipeliner-mve-cg -mllvm -pipeliner-force-ii=17 -fno-unroll-loops		
Other Build Arguments]	
- MPI=0 - KOKKOS_DEVICES=Serial		
Run		

\$./ExaMiniMD -il ../input/in.lj --kokkos-num-threads=1

Cycles of The Target Loop



Linaro Connect

Madrid 2024

Future Works

- There are still improvements that can be made
 - Provide better user interface like pragma
 - There is a pragma to disable SWP, but no pragma to enable
 - Improve data dependence analysis of target loops, especially for memory dependencies
 - Some are lacking, some are excessive
 - We are discussing about this topic in community
 - Eliminate factors inhibiting MachinePipeliner due to other optimizations
 - e.g., Around VL register of SVE
 - Enhance algorithms to determine Initiation Interval
- We'll keep contributing to LLVM to enhance MachinePipeliner
 - Aiming to target LLVM 20
- We are happy if you are interested in developing MachinePipeliner with us



Acknowledge

• This presentation is based on results obtained from a project, JPNP21029, subsidized by the New Energy and Industrial Technology Development Organization (NEDO).





Thank you